



**Fig. 1A**  
**(Prior Art)**



**Fig. 1B**  
**(Prior Art)**

3 / 73


135



**Fig. 2A**  
**(Prior Art)**

T00550-0680/2860

4 / 73



**Fig. 2B**  
**(Prior Art)**

5 / 73






Fig. 3

6 / 73

**Fig. 4**

7 / 73

**Fig. 5A**

8 / 73




Fig. 5B






Fig. 6

10 / 73




Fig. 7A




Fig. 7B

09870390 053001




Fig. 7C

12 / 73




Fig. 7D




Fig. 8A




Fig. 8B

15 / 73




Fig. 9A

16 / 73




Fig. 9B



17 / 73




Fig. 10A

18 / 73




Fig. 10B

19 / 73

1100A




Fig. 11A

20 / 73

1100B




Fig. 11B

21 / 73




Fig. 12A

22 / 73




Fig. 12B

23 / 73




Fig. 13A

24 / 73




Fig. 13B



25 / 73




Fig. 14A

26 / 73




Fig. 14B

27 / 73




Fig. 15

28 / 73

1600A




Fig. 16A

29 / 73

1600B




Fig. 16B

30 / 73

1600C




Fig. 16C

31 / 73

1600D




Fig. 16D

32 / 73




Fig. 16E



33 / 73

1600F




Fig. 16F

34 / 73

1600G




Fig. 16G

460A

## SEQUESTER BIT REGISTER 1705

**Fig. 17A**

460B

SEQUESTER REGISTERS 1710

**Fig. 17B**

## ACCESS LOCKS 460C

ONE OR MORE SEQUESTER  
REGISTERS 1715A

## ONE OR MORE SEQUESTER REGISTERS 1715B

...

ONE OR MORE SEQUESTER  
REGISTERS 1715N

...


**Fig. 17C**

OAR OVERRIDE 445

OAR  
LOCK  
OVERRIDE  
BIT  
1750

CHANGE  
OAR  
LOCK  
OVERRIDE  
BIT  
1755

### Fig. 17D



37 / 73




Fig. 18C

38 / 73





Fig. 19A









Fig. 19C






42 / 73



**Fig. 20C**



**Fig. 20D**

TT0050" 0630/2860

43 / 73




Fig. 21

44 / 73




Fig. 22

45 / 73




Fig. 23

46 / 73




Fig. 24

47 / 73




Fig. 25A

48 / 73




Fig. 25B



49 / 73




Fig. 26

50 / 73

3620





Fig. 27


51 / 73

3900



**Fig. 28**  
**(Prior Art)**

52 / 73



53 / 73




Fig. 29B




Fig. 29C




Fig. 29D

T00E50" 0680/860

54 / 73




Fig. 29E

55 / 73

4100A




Fig. 30A

56 / 73

4100B




Fig. 30B



57 / 73

4200A




Fig. 31A

58 / 73

4200B




Fig. 31B

59 / 73

4300A




Fig. 32A

60 / 73

4300B




Fig. 32B

61 / 73

4300C




Fig. 32C

62 / 73

4400




Fig. 33

63 / 73




Fig. 34




Fig. 35

64 / 73




Fig. 36

TT0050"0680/860



65 / 73

4800

TRANSMIT A MASTER MODE SIGNAL TO BUS INTERFACE LOGIC CONNECTED BETWEEN MASTER MODE LOGIC AND A DATA INPUT DEVICE, WHERE THE BUS INTERFACE LOGIC INCLUDES A MASTER MODE REGISTER

4805

SET A MASTER MODE BIT IN THE MASTER MODE REGISTER(S) TO ESTABLISH SECURE TRANSMISSION CHANNEL BETWEEN THE MASTER MODE LOGIC AND THE DATA INPUT DEVICE OUTSIDE THE OPERATING SYSTEM OF THE COMPUTER SYSTEM 4810

THE MASTER MODE LOGIC AND THE DATA INPUT DEVICE EXCHANGE DATA OUTSIDE THE OPERATING SYSTEM OF THE COMPUTER SYSTEM THROUGH THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER 4815

THE MASTER MODE LOGIC FLUSHES THE BUFFERS OF THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER AFTER CONCLUDING THE DATA TRANSMISSIONS 4820

THE MASTER MODE LOGIC SIGNALS THE BUS INTERFACE LOGIC(S) TO UNSET THE MASTER MODE BITS AFTER FLUSHING THE BUFFERS OF THE BUS INTERFACE LOGIC(S) THAT INCLUDE THE MASTER MODE REGISTER

4825

Fig. 37

66 / 73

4900A




Fig. 38A







Fig. 38B



69 / 73



**Fig. 39B**



**Fig. 39C**

TT4829-0680/860

70 / 73

5100A





Fig. 40A

**Fig. 40B**

72 / 73




Fig. 41



73 / 73




Fig. 42A




Fig. 42B